aboutsummaryrefslogtreecommitdiff
path: root/arch/x86/kernel/cpu/intel.c
AgeCommit message (Expand)Author
2008-12-25Merge branch 'x86/tsc' into tracing/coreIngo Molnar
2008-12-23Merge branch 'x86/ptrace' into x86/tscIngo Molnar
2008-12-19x86: fix intel x86_64 llc_shared_map/cpu_llc_id anomoliesSuresh Siddha
2008-12-16x86: support always running TSC on Intel CPUsVenki Pallipadi
2008-12-12x86, bts: provide in-kernel branch-trace interfaceMarkus Metzger
2008-11-10x86, bts: DS and BTS initializationMarkus Metzger
2008-10-16x86: print out apic id in hex formatYinghai Lu
2008-09-10x86: extended "flags" to show virtualization HW feature in /proc/cpuinfoSheng Yang
2008-09-10x86: intel.c put workaround for old cpus togetherYinghai Lu
2008-09-10x86: make intel.c have 64-bit support codeYinghai Lu
2008-09-10Merge branch 'x86/pebs' into x86/unify-cpu-detectIngo Molnar
2008-09-08x86: little clean up of intel.c/intel_64.cYinghai Lu
2008-09-05Merge branch 'x86/x2apic' into x86/coreIngo Molnar
2008-09-04x86: remove cpu_vendor_devYinghai Lu
2008-08-23x86: use cpuid vector 0xb when available for detecting cpu topologySuresh Siddha
2008-08-18x86: move cmpxchg fallbacks to a generic placeThomas Petazzoni
2008-08-18x86: make movsl_mask definition non-CPU specificThomas Petazzoni
2008-07-25Merge branch 'linus' into x86/pebsIngo Molnar
2008-07-18x86: APIC: remove apic_write_around(); use alternativesMaciej W. Rozycki
2008-07-13x86: fix numaq_tsc_disable callingYinghai Lu
2008-05-12x86, ptrace: PEBS supportMarkus Metzger
2008-04-17x86: clean up cpu capabilities in arch/x86/kernel/cpu/intel.cIngo Molnar
2008-04-17x86: coding style fixes to arch/x86/kernel/cpu/intel.cPaolo Ciarrocchi
2008-04-17x86: use ELF section to list CPU vendor specific codeThomas Petazzoni
2008-02-04x86: add include to cpu/intel.cHarvey Harrison
2008-01-30x86: move MWAIT idle check to generic CPU initialization on 32-bitAndi Kleen
2008-01-30x86: move X86_FEATURE_CONSTANT_TSC into early cpu feature detectionAndi Kleen
2008-01-30x86: lfence fixIngo Molnar
2008-01-30x86: Implement support to synchronize RDTSC with LFENCE on Intel CPUsAndi Kleen
2008-01-30x86, ptrace: support for branch trace store(BTS)Markus Metzger
2008-01-30x86: fall back on interrupt disable in cmpxchg8b on 80386 and 80486Mathieu Desnoyers
2007-10-17i386: fix section mismatch warning in intel.cSam Ravnborg
2007-10-11i386: move kernel/cpuThomas Gleixner
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 20:04:19 +0000