aboutsummaryrefslogtreecommitdiff
path: root/arch/powerpc/platforms/86xx/mpc8641_hpcn.h
blob: 5042253758b7b30a295cfcef994c1d206f3eccd2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
/*
 * MPC8641 HPCN board definitions
 *
 * Copyright 2006 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 *
 * Author: Xianghua Xiao <x.xiao@freescale.com>
 */

#ifndef __MPC8641_HPCN_H__
#define __MPC8641_HPCN_H__

#include <linux/config.h>
#include <linux/init.h>

/* PCI interrupt controller */
#define PIRQA		3
#define PIRQB		4
#define PIRQC		5
#define PIRQD		6
#define PIRQ7		7
#define PIRQE		9
#define PIRQF		10
#define PIRQG		11
#define PIRQH		12

/* PCI-Express memory map */
#define MPC86XX_PCIE_LOWER_IO        0x00000000
#define MPC86XX_PCIE_UPPER_IO        0x00ffffff

#define MPC86XX_PCIE_LOWER_MEM       0x80000000
#define MPC86XX_PCIE_UPPER_MEM       0x9fffffff

#define MPC86XX_PCIE_IO_BASE         0xe2000000
#define MPC86XX_PCIE_MEM_OFFSET      0x00000000

#define MPC86XX_PCIE_IO_SIZE         0x01000000

#define PCIE1_CFG_ADDR_OFFSET    (0x8000)
#define PCIE1_CFG_DATA_OFFSET    (0x8004)

#define PCIE2_CFG_ADDR_OFFSET    (0x9000)
#define PCIE2_CFG_DATA_OFFSET    (0x9004)

#define MPC86xx_PCIE_OFFSET PCIE1_CFG_ADDR_OFFSET
#define MPC86xx_PCIE_SIZE	(0x1000)

#define MPC86XX_RSTCR_OFFSET	(0xe00b0)	/* Reset Control Register */

#endif	/* __MPC8641_HPCN_H__ */