aboutsummaryrefslogtreecommitdiff
path: root/shared-core/radeon_drm.h
diff options
context:
space:
mode:
authorDave Airlie <airlied@redhat.com>2008-08-26 17:39:00 +1000
committerDave Airlie <airlied@redhat.com>2008-08-26 17:39:00 +1000
commit361ab10d2fb0c7ad73e54d92af2563194dbf7080 (patch)
tree1dedd0b1680a17762554cad82c926c31b080250b /shared-core/radeon_drm.h
parent4c8e8e0d0bad839cf5aacb22524885e49fe86715 (diff)
radeon: fixup domains and use them properly
Diffstat (limited to 'shared-core/radeon_drm.h')
-rw-r--r--shared-core/radeon_drm.h9
1 files changed, 3 insertions, 6 deletions
diff --git a/shared-core/radeon_drm.h b/shared-core/radeon_drm.h
index 8bb5d87c..bb81bef0 100644
--- a/shared-core/radeon_drm.h
+++ b/shared-core/radeon_drm.h
@@ -784,12 +784,9 @@ typedef struct drm_radeon_surface_free {
#define DRM_RADEON_VBLANK_CRTC1 1
#define DRM_RADEON_VBLANK_CRTC2 2
-#define RADEON_GEM_DOMAIN_CPU 0x1
-#define RADEON_GEM_DOMAIN_VRAM 0x2
-#define RADEON_GEM_DOMAIN_2D 0x4
-#define RADEON_GEM_DOMAIN_3D 0x8
-#define RADEON_GEM_DOMAIN_TEXTURE 0x10
-#define RADEON_GEM_DOMAIN_GPU 0x20 // for vertex buffers
+#define RADEON_GEM_DOMAIN_CPU 0x1 // Cached CPU domain
+#define RADEON_GEM_DOMAIN_GTT 0x2 // GTT or cache flushed
+#define RADEON_GEM_DOMAIN_VRAM 0x4 // VRAM domain
/* return to userspace start/size of gtt and vram apertures */
struct drm_radeon_gem_info {