aboutsummaryrefslogtreecommitdiff
path: root/include/asm-generic/xor.h
diff options
context:
space:
mode:
authorKenji Kaneshige <kaneshige.kenji@jp.fujitsu.com>2009-08-19 11:02:13 +0900
committerJesse Barnes <jbarnes@virtuousgeek.org>2009-09-09 13:29:49 -0700
commitac18018a414a90d841ea81d38fecb913c0ec1880 (patch)
tree21eeedf2a160f50ae6f6bcba1ef7d5ee5d6cbfb4 /include/asm-generic/xor.h
parentb7206cbf024dd43c42f9585e2017db1c1facd566 (diff)
PCI ASPM: support per direction l0s management
The L0s state can be managed separately for each direction (upstream direction and downstream direction) of the link. But in the current implementation, those are mixed up. With this patch, L0s for each direction are managed separately. To maintain three states (upstream direction L0s, downstream L0s and L1), 'aspm_support', 'aspm_enabled', 'aspm_capable', 'aspm_disable' and 'aspm_default' fields in struct pcie_link_state are changed to 3-bit from 2-bit. The 'latency' field is separated to two 'latency_up' and 'latency_dw' fields to maintain exit latencies for each direction of the link. For L0, 'latency_up.l0' and 'latency_dw.l0' are used to configure upstream direction L0s and downstream direction L0s respectively. For L1, larger value of 'latency_up.l1' and 'latency_dw.l1' is considered as L1 exit latency. Acked-by: Shaohua Li <shaohua.li@intel.com> Signed-off-by: Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com> Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Diffstat (limited to 'include/asm-generic/xor.h')
0 files changed, 0 insertions, 0 deletions