1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
|
/*
* linux/arch/arm/mach-s3c2440/mach-gta02.c
*
* S3C2440 Machine Support for the FIC GTA02 (Neo1973)
*
* Copyright (C) 2006-2007 by Openmoko, Inc.
* Author: Harald Welte <laforge@openmoko.org>
* All rights reserved.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*
*/
#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/interrupt.h>
#include <linux/list.h>
#include <linux/delay.h>
#include <linux/timer.h>
#include <linux/init.h>
#include <linux/workqueue.h>
#include <linux/platform_device.h>
#include <linux/serial_core.h>
#include <linux/spi/spi.h>
#include <linux/spi/glamo.h>
#include <linux/spi/spi_bitbang.h>
#include <linux/mmc/host.h>
#include <linux/mtd/mtd.h>
#include <linux/mtd/nand.h>
#include <linux/mtd/nand_ecc.h>
#include <linux/mtd/partitions.h>
#include <linux/mtd/physmap.h>
#include <linux/pcf50633.h>
#include <linux/lis302dl.h>
#include <asm/mach/arch.h>
#include <asm/mach/map.h>
#include <asm/mach/irq.h>
#include <asm/hardware.h>
#include <asm/io.h>
#include <asm/irq.h>
#include <asm/mach-types.h>
#include <asm/arch-s3c2410/regs-irq.h>
#include <asm/arch/regs-gpio.h>
#include <asm/arch/regs-gpioj.h>
#include <asm/arch/fb.h>
#include <asm/arch/mci.h>
#include <asm/arch/ts.h>
#include <asm/arch/spi.h>
#include <asm/arch/spi-gpio.h>
#include <asm/arch/usb-control.h>
#include <asm/arch/gta02.h>
#include <asm/plat-s3c/regs-serial.h>
#include <asm/plat-s3c/nand.h>
#include <asm/plat-s3c24xx/devs.h>
#include <asm/plat-s3c24xx/cpu.h>
#include <asm/plat-s3c24xx/pm.h>
#include <asm/plat-s3c24xx/udc.h>
#include <asm/plat-s3c24xx/neo1973.h>
#include <linux/jbt6k74.h>
#include <linux/glamofb.h>
#include <asm/arch/fiq_ipc_gta02.h>
#include "fiq_c_isr.h"
#include <linux/gta02_hdq.h>
#include <linux/bq27000_battery.h>
/* arbitrates which sensor IRQ owns the shared SPI bus */
static spinlock_t motion_irq_lock;
/* the dependency of jbt / LCM on pcf50633 resume */
struct resume_dependency resume_dep_jbt_pcf;
/* the dependency of jbt / LCM on glamo resume */
struct resume_dependency resume_dep_jbt_glamo;
/* the dependency of Glamo MCI on pcf50633 resume (has to power SD slot) */
struct resume_dependency resume_dep_glamo_mci_pcf;
/* define FIQ IPC struct */
/*
* contains stuff FIQ ISR modifies and normal kernel code can see and use
* this is defined in <asm/arch/fiq_ipc_gta02.h>, you should customize
* the definition in there and include the same definition in your kernel
* module that wants to interoperate with your FIQ code.
*/
struct fiq_ipc fiq_ipc;
EXPORT_SYMBOL(fiq_ipc);
#define DIVISOR_FROM_US(x) ((x) << 1)
#define FIQ_DIVISOR_VIBRATOR DIVISOR_FROM_US(100)
#ifdef CONFIG_GTA02_HDQ
/* HDQ specific */
#define HDQ_SAMPLE_PERIOD_US 20
/* private HDQ FSM state -- all other info interesting for caller in fiq_ipc */
static enum hdq_bitbang_states hdq_state;
static u8 hdq_ctr;
static u8 hdq_ctr2;
static u8 hdq_bit;
static u8 hdq_shifter;
static u8 hdq_tx_data_done;
#define FIQ_DIVISOR_HDQ DIVISOR_FROM_US(HDQ_SAMPLE_PERIOD_US)
#endif
/* define FIQ ISR */
FIQ_HANDLER_START()
/* define your locals here -- no initializers though */
u16 divisor;
FIQ_HANDLER_ENTRY(256, 512)
/* Your ISR here :-) */
divisor = 0xffff;
/* Vibrator servicing */
if (fiq_ipc.vib_pwm_latched || fiq_ipc.vib_pwm) { /* not idle */
if (((u8)_fiq_count_fiqs) == fiq_ipc.vib_pwm_latched)
neo1973_gpb_setpin(fiq_ipc.vib_gpio_pin, 0);
if (((u8)_fiq_count_fiqs) == 0) {
fiq_ipc.vib_pwm_latched = fiq_ipc.vib_pwm;
if (fiq_ipc.vib_pwm_latched)
neo1973_gpb_setpin(fiq_ipc.vib_gpio_pin, 1);
}
divisor = FIQ_DIVISOR_VIBRATOR;
}
#ifdef CONFIG_GTA02_HDQ
/* HDQ servicing */
switch (hdq_state) {
case HDQB_IDLE:
if (fiq_ipc.hdq_request_ctr == fiq_ipc.hdq_transaction_ctr)
break;
hdq_ctr = 210 / HDQ_SAMPLE_PERIOD_US;
s3c2410_gpio_setpin(fiq_ipc.hdq_gpio_pin, 0);
s3c2410_gpio_cfgpin(fiq_ipc.hdq_gpio_pin, S3C2410_GPIO_OUTPUT);
hdq_tx_data_done = 0;
hdq_state = HDQB_TX_BREAK;
break;
case HDQB_TX_BREAK: /* issue low for > 190us */
if (--hdq_ctr == 0) {
hdq_ctr = 60 / HDQ_SAMPLE_PERIOD_US;
hdq_state = HDQB_TX_BREAK_RECOVERY;
s3c2410_gpio_setpin(fiq_ipc.hdq_gpio_pin, 1);
}
break;
case HDQB_TX_BREAK_RECOVERY: /* issue low for > 40us */
if (--hdq_ctr)
break;
hdq_shifter = fiq_ipc.hdq_ads;
hdq_bit = 8; /* 8 bits of ads / rw */
hdq_tx_data_done = 0; /* doing ads */
/* fallthru on last one */
case HDQB_ADS_CALC:
if (hdq_shifter & 1)
hdq_ctr = 50 / HDQ_SAMPLE_PERIOD_US;
else
hdq_ctr = 120 / HDQ_SAMPLE_PERIOD_US;
/* carefully precompute the other phase length */
hdq_ctr2 = (210 - (hdq_ctr * HDQ_SAMPLE_PERIOD_US)) /
HDQ_SAMPLE_PERIOD_US;
hdq_state = HDQB_ADS_LOW;
hdq_shifter >>= 1;
hdq_bit--;
s3c2410_gpio_setpin(fiq_ipc.hdq_gpio_pin, 0);
break;
case HDQB_ADS_LOW:
if (--hdq_ctr)
break;
s3c2410_gpio_setpin(fiq_ipc.hdq_gpio_pin, 1);
hdq_state = HDQB_ADS_HIGH;
break;
case HDQB_ADS_HIGH:
if (--hdq_ctr2 > 1) /* account for HDQB_ADS_CALC */
break;
if (hdq_bit) { /* more bits to do */
hdq_state = HDQB_ADS_CALC;
break;
}
/* no more bits, wait it out until hdq_ctr2 exhausted */
if (hdq_ctr2)
break;
/* ok no more bits and very last state */
hdq_ctr = 60 / HDQ_SAMPLE_PERIOD_US;
/* FIXME 0 = read */
if (fiq_ipc.hdq_ads & 0x80) { /* write the byte out */
/* set delay before payload */
hdq_ctr = 300 / HDQ_SAMPLE_PERIOD_US;
/* already high, no need to write */
hdq_state = HDQB_WAIT_TX;
break;
}
/* read the next byte */
hdq_bit = 8; /* 8 bits of data */
hdq_ctr = 3000 / HDQ_SAMPLE_PERIOD_US;
hdq_state = HDQB_WAIT_RX;
s3c2410_gpio_cfgpin(fiq_ipc.hdq_gpio_pin, S3C2410_GPIO_INPUT);
break;
case HDQB_WAIT_TX: /* issue low for > 40us */
if (--hdq_ctr)
break;
if (!hdq_tx_data_done) { /* was that the data sent? */
hdq_tx_data_done++;
hdq_shifter = fiq_ipc.hdq_tx_data;
hdq_bit = 8; /* 8 bits of data */
hdq_state = HDQB_ADS_CALC; /* start sending */
break;
}
fiq_ipc.hdq_error = 0;
fiq_ipc.hdq_transaction_ctr++;
hdq_state = HDQB_IDLE; /* all tx is done */
/* idle in input mode, it's pulled up by 10K */
s3c2410_gpio_cfgpin(fiq_ipc.hdq_gpio_pin, S3C2410_GPIO_INPUT);
break;
case HDQB_WAIT_RX: /* wait for battery to talk to us */
if (s3c2410_gpio_getpin(fiq_ipc.hdq_gpio_pin) == 0) {
/* it talks to us! */
hdq_ctr2 = 1;
hdq_bit = 8; /* 8 bits of data */
/* timeout */
hdq_ctr = 300 / HDQ_SAMPLE_PERIOD_US;
hdq_state = HDQB_DATA_RX_LOW;
break;
}
if (--hdq_ctr == 0) { /* timed out, error */
fiq_ipc.hdq_error = 1;
fiq_ipc.hdq_transaction_ctr++;
hdq_state = HDQB_IDLE; /* abort */
}
break;
/*
* HDQ basically works by measuring the low time of the bit cell
* 32-50us --> '1', 80 - 145us --> '0'
*/
case HDQB_DATA_RX_LOW:
if (s3c2410_gpio_getpin(fiq_ipc.hdq_gpio_pin)) {
fiq_ipc.hdq_rx_data >>= 1;
if (hdq_ctr2 <= (65 / HDQ_SAMPLE_PERIOD_US))
fiq_ipc.hdq_rx_data |= 0x80;
if (--hdq_bit == 0) {
fiq_ipc.hdq_error = 0;
fiq_ipc.hdq_transaction_ctr++; /* done */
hdq_state = HDQB_IDLE;
} else
hdq_state = HDQB_DATA_RX_HIGH;
/* timeout */
hdq_ctr = 1000 / HDQ_SAMPLE_PERIOD_US;
hdq_ctr2 = 1;
break;
}
hdq_ctr2++;
if (--hdq_ctr)
break;
/* timed out, error */
fiq_ipc.hdq_error = 2;
fiq_ipc.hdq_transaction_ctr++;
hdq_state = HDQB_IDLE; /* abort */
break;
case HDQB_DATA_RX_HIGH:
if (!s3c2410_gpio_getpin(fiq_ipc.hdq_gpio_pin)) {
/* it talks to us! */
hdq_ctr2 = 1;
/* timeout */
hdq_ctr = 400 / HDQ_SAMPLE_PERIOD_US;
hdq_state = HDQB_DATA_RX_LOW;
break;
}
if (--hdq_ctr)
break;
/* timed out, error */
fiq_ipc.hdq_error = 3;
fiq_ipc.hdq_transaction_ctr++;
/* we're in input mode already */
hdq_state = HDQB_IDLE; /* abort */
break;
}
if (hdq_state != HDQB_IDLE) /* ie, not idle */
if (divisor > FIQ_DIVISOR_HDQ)
divisor = FIQ_DIVISOR_HDQ; /* keep us going */
#endif
/* disable further timer interrupts if nobody has any work
* or adjust rate according to who still has work
*
* CAUTION: it means forground code must disable FIQ around
* its own non-atomic S3C2410_INTMSK changes... not common
* thankfully and taken care of by the fiq-basis patch
*/
if (divisor == 0xffff) /* mask the fiq irq source */
__raw_writel(__raw_readl(S3C2410_INTMSK) | _fiq_ack_mask,
S3C2410_INTMSK);
else /* still working, maybe at a different rate */
__raw_writel(divisor, S3C2410_TCNTB(_fiq_timer_index));
_fiq_timer_divisor = divisor;
FIQ_HANDLER_END()
/*
* this gets called every 1ms when we paniced.
*/
static long gta02_panic_blink(long count)
{
long delay = 0;
static long last_blink;
static char led;
if (count - last_blink < 100) /* 200ms period, fast blink */
return 0;
led ^= 1;
s3c2410_gpio_cfgpin(GTA02_GPIO_AUX_LED, S3C2410_GPIO_OUTPUT);
neo1973_gpb_setpin(GTA02_GPIO_AUX_LED, led);
last_blink = count;
return delay;
}
/**
* returns PCB revision information in b9,b8 and b2,b1,b0
* Pre-GTA02 A6 returns 0x000
* GTA02 A6 returns 0x101
* ...
*/
int gta02_get_pcb_revision(void)
{
int n;
int u = 0;
static unsigned long pinlist[] = {
GTA02_PCB_ID1_0,
GTA02_PCB_ID1_1,
GTA02_PCB_ID1_2,
GTA02_PCB_ID2_0,
GTA02_PCB_ID2_1,
};
static int pin_offset[] = {
0, 1, 2, 8, 9
};
for (n = 0 ; n < ARRAY_SIZE(pinlist); n++) {
/*
* set the PCB version GPIO to be pulled-down input
* force low briefly first
*/
s3c2410_gpio_cfgpin(pinlist[n], S3C2410_GPIO_OUTPUT);
s3c2410_gpio_setpin(pinlist[n], 0);
/* misnomer: it is a pullDOWN in 2442 */
s3c2410_gpio_pullup(pinlist[n], 1);
s3c2410_gpio_cfgpin(pinlist[n], S3C2410_GPIO_INPUT);
udelay(10);
if (s3c2410_gpio_getpin(pinlist[n]))
u |= 1 << pin_offset[n];
/*
* when not being interrogated, all of the revision GPIO
* are set to output HIGH without pulldown so no current flows
* if they are NC or pulled up.
*/
s3c2410_gpio_setpin(pinlist[n], 1);
s3c2410_gpio_cfgpin(pinlist[n], S3C2410_GPIO_OUTPUT);
/* misnomer: it is a pullDOWN in 2442 */
s3c2410_gpio_pullup(pinlist[n], 0);
}
return u;
}
struct platform_device gta02_version_device = {
.name = "neo1973-version",
.num_resources = 0,
};
struct platform_device gta02_resume_reason_device = {
.name = "neo1973-resume",
.num_resources = 0,
};
static struct map_desc gta02_iodesc[] __initdata = {
{
.virtual = 0xe0000000,
.pfn = __phys_to_pfn(S3C2410_CS3+0x01000000),
.length = SZ_1M,
.type = MT_DEVICE
},
};
#define UCON S3C2410_UCON_DEFAULT
#define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
#define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
static struct s3c2410_uartcfg gta02_uartcfgs[] = {
[0] = {
.hwport = 0,
.flags = 0,
.ucon = UCON,
.ulcon = ULCON,
.ufcon = UFCON,
},
[1] = {
.hwport = 1,
.flags = 0,
.ucon = UCON,
.ulcon = ULCON,
.ufcon = UFCON,
},
[2] = {
.hwport = 2,
.flags = 0,
.ucon = UCON,
.ulcon = ULCON,
.ufcon = UFCON,
},
};
/* PMU driver info */
static int pmu_callback(struct device *dev, unsigned int feature,
enum pmu_event event)
{
switch (feature) {
case PCF50633_FEAT_MBC:
switch (event) {
case PMU_EVT_INSERT:
case PMU_EVT_USB_INSERT:
pcf50633_charge_enable(pcf50633_global, 1);
break;
case PMU_EVT_REMOVE:
case PMU_EVT_USB_REMOVE:
pcf50633_charge_enable(pcf50633_global, 0);
break;
case PMU_EVT_CHARGER_IDLE:
/* printk(KERN_ERR"PMU_EVT_CHARGER_IDLE\n"); */
neo1973_gpb_setpin(GTA02_GPIO_AUX_LED, 0);
break;
case PMU_EVT_CHARGER_ACTIVE:
/* printk(KERN_ERR"PMU_EVT_CHARGER_ACTIVE\n"); */
neo1973_gpb_setpin(GTA02_GPIO_AUX_LED, 1);
break;
default:
break;
}
break;
default:
break;
}
return 0;
}
static struct platform_device gta01_pm_gps_dev = {
.name = "neo1973-pm-gps",
};
static struct platform_device gta01_pm_bt_dev = {
.name = "neo1973-pm-bt",
};
/* this is called when pc50633 is probed, unfortunately quite late in the
* day since it is an I2C bus device. Here we can belatedly define some
* platform devices with the advantage that we can mark the pcf50633 as the
* parent. This makes them get suspended and resumed with their parent
* the pcf50633 still around.
*/
static void gta02_pcf50633_attach_child_devices(struct device *parent_device)
{
gta01_pm_gps_dev.dev.parent = parent_device;
gta01_pm_bt_dev.dev.parent = parent_device;
platform_device_register(>a01_pm_bt_dev);
platform_device_register(>a01_pm_gps_dev);
}
static struct pcf50633_platform_data gta02_pcf_pdata = {
.used_features = PCF50633_FEAT_MBC |
PCF50633_FEAT_BBC |
PCF50633_FEAT_RTC |
PCF50633_FEAT_CHGCUR |
PCF50633_FEAT_BATVOLT |
PCF50633_FEAT_BATTEMP |
PCF50633_FEAT_PWM_BL,
.onkey_seconds_sig_init = 4,
.onkey_seconds_shutdown = 8,
.cb = &pmu_callback,
.r_fix_batt = 10000,
.r_fix_batt_par = 10000,
.r_sense_milli = 220,
.flag_use_apm_emulation = 0,
.resumers = {
[0] = PCF50633_INT1_USBINS |
PCF50633_INT1_USBREM |
PCF50633_INT1_ALARM,
[1] = PCF50633_INT2_ONKEYF,
[2] = PCF50633_INT3_ONKEY1S
},
/* warning: these get rewritten during machine init below
* depending on pcb variant
*/
.rails = {
[PCF50633_REGULATOR_AUTO] = {
.name = "io_3v3",
.flags = PMU_VRAIL_F_SUSPEND_ON,
.voltage = {
.init = 3300,
.max = 3300,
},
},
[PCF50633_REGULATOR_DOWN1] = {
.name = "core_1v3",
/* Wow, when we are going into suspend, after pcf50633
* runs its suspend (which happens real early since it
* is an i2c device) we are running out of the 22uF cap
* on core_1v3 rail !!!!
*/
.voltage = {
.init = 1300,
.max = 1600,
},
},
[PCF50633_REGULATOR_DOWN2] = {
.name = "core_1v8",
.flags = PMU_VRAIL_F_SUSPEND_ON,
.voltage = {
.init = 1800,
.max = 1800,
},
},
[PCF50633_REGULATOR_HCLDO] = {
.name = "sd_3v3",
.voltage = {
.init = 3300,
.max = 3300,
},
},
[PCF50633_REGULATOR_LDO1] = {
.name = "gsensor_3v3",
.voltage = {
.init = 1300,
.max = 1330,
},
},
[PCF50633_REGULATOR_LDO2] = {
.name = "codec_3v3",
.voltage = {
.init = 3300,
.max = 3300,
},
},
[PCF50633_REGULATOR_LDO3] = {
.name = "unused3",
.voltage = {
.init = 3000,
.max = 3000,
},
},
[PCF50633_REGULATOR_LDO4] = {
.name = "bt_3v2",
.voltage = {
.init = 2500,
.max = 3300,
},
},
[PCF50633_REGULATOR_LDO5] = {
.name = "rf3v",
.voltage = {
.init = 1500,
.max = 1500,
},
},
[PCF50633_REGULATOR_LDO6] = {
.name = "lcm_3v",
.flags = PMU_VRAIL_F_SUSPEND_ON,
.voltage = {
.init = 0,
.max = 3300,
},
},
[PCF50633_REGULATOR_MEMLDO] = {
.name = "memldo",
.flags = PMU_VRAIL_F_SUSPEND_ON,
.voltage = {
.init = 1800,
.max = 1800,
},
},
},
.defer_resume_backlight = 1,
.resume_backlight_ramp_speed = 5,
.attach_child_devices = gta02_pcf50633_attach_child_devices
};
#if 0 /* currently unused */
static void cfg_pmu_vrail(struct pmu_voltage_rail *vrail, char *name,
unsigned int flags, unsigned int init,
unsigned int max)
{
vrail->name = name;
vrail->flags = flags;
vrail->voltage.init = init;
vrail->voltage.max = max;
}
#endif
static void mangle_pmu_pdata_by_system_rev(void)
{
switch (system_rev) {
case GTA02v1_SYSTEM_REV:
/* FIXME: this is only in v1 due to wrong PMU variant */
gta02_pcf_pdata.rails[PCF50633_REGULATOR_DOWN2].flags =
PMU_VRAIL_F_SUSPEND_ON;
break;
case GTA02v2_SYSTEM_REV:
case GTA02v3_SYSTEM_REV:
case GTA02v4_SYSTEM_REV:
case GTA02v5_SYSTEM_REV:
case GTA02v6_SYSTEM_REV:
/* we need to keep the 1.8V going since this is the SDRAM
* self-refresh voltage */
gta02_pcf_pdata.rails[PCF50633_REGULATOR_DOWN2].flags =
PMU_VRAIL_F_SUSPEND_ON;
gta02_pcf_pdata.rails[PCF50633_REGULATOR_DOWN2].name =
"io_1v8",
gta02_pcf_pdata.rails[PCF50633_REGULATOR_LDO1].name =
"gsensor_3v3",
gta02_pcf_pdata.rails[PCF50633_REGULATOR_LDO1].voltage.init =
3300;
gta02_pcf_pdata.rails[PCF50633_REGULATOR_LDO1].voltage.max =
3300;
gta02_pcf_pdata.rails[PCF50633_REGULATOR_LDO1].flags &=
~PMU_VRAIL_F_SUSPEND_ON;
gta02_pcf_pdata.rails[PCF50633_REGULATOR_LDO3].flags =
PMU_VRAIL_F_UNUSED;
gta02_pcf_pdata.rails[PCF50633_REGULATOR_LDO5] = ((struct pmu_voltage_rail) {
.name = "rf_3v",
.voltage = {
.init = 0,
.max = 3000,
}
});
gta02_pcf_pdata.rails[PCF50633_REGULATOR_LDO6] =
((struct pmu_voltage_rail) {
.name = "lcm_3v",
.flags = PMU_VRAIL_F_SUSPEND_ON,
.voltage = {
.init = 3000,
.max = 3000,
}
});
break;
default:
break;
}
}
static struct resource gta02_pmu_resources[] = {
[0] = {
.flags = IORESOURCE_IRQ,
.start = GTA02_IRQ_PCF50633,
.end = GTA02_IRQ_PCF50633,
},
};
struct platform_device gta02_pmu_dev = {
.name = "pcf50633",
.num_resources = ARRAY_SIZE(gta02_pmu_resources),
.resource = gta02_pmu_resources,
.dev = {
.platform_data = >a02_pcf_pdata,
},
};
/* FIQ */
static struct resource sc32440_fiq_resources[] = {
[0] = {
.flags = IORESOURCE_IRQ,
.start = IRQ_TIMER3,
.end = IRQ_TIMER3,
},
};
struct platform_device sc32440_fiq_device = {
.name = "sc32440_fiq",
.num_resources = 1,
.resource = sc32440_fiq_resources,
};
#ifdef CONFIG_GTA02_HDQ
/* HDQ */
static struct resource gta02_hdq_resources[] = {
[0] = {
.start = GTA02v5_GPIO_HDQ,
.end = GTA02v5_GPIO_HDQ,
},
};
struct platform_device gta02_hdq_device = {
.name = "gta02-hdq",
.num_resources = 1,
.resource = gta02_hdq_resources,
};
#endif
/* BQ27000 Battery */
struct bq27000_platform_data bq27000_pdata = {
.name = "bat",
.rsense_mohms = 20,
.hdq_read = gta02hdq_read,
.hdq_write = gta02hdq_write,
.hdq_initialized = gta02hdq_initialized,
};
struct platform_device bq27000_battery_device = {
.name = "bq27000-battery",
.dev = {
.platform_data = &bq27000_pdata,
},
};
/* NOR Flash */
#define GTA02_FLASH_BASE 0x18000000 /* GCS3 */
#define GTA02_FLASH_SIZE 0x200000 /* 2MBytes */
static struct physmap_flash_data gta02_nor_flash_data = {
.width = 2,
};
static struct resource gta02_nor_flash_resource = {
.start = GTA02_FLASH_BASE,
.end = GTA02_FLASH_BASE + GTA02_FLASH_SIZE - 1,
.flags = IORESOURCE_MEM,
};
static struct platform_device gta02_nor_flash = {
.name = "physmap-flash",
.id = 0,
.dev = {
.platform_data = >a02_nor_flash_data,
},
.resource = >a02_nor_flash_resource,
.num_resources = 1,
};
static struct resource gta02_sdio_resources[] = {
[0] = {
.flags = IORESOURCE_IRQ,
.start = IRQ_SDI,
.end = IRQ_SDI,
},
[1] = {
.flags = IORESOURCE_MEM,
.start = S3C2410_PA_SDI,
.end = S3C2410_PA_SDI + S3C24XX_SZ_SDI - 1,
},
[2] = {
.flags = IORESOURCE_DMA,
.start = 0, /* Channel 0 for SDI */
.end = 0,
},
};
static struct platform_device gta02_sdio_dev = {
.name = "s3c24xx-sdio",
.id = -1,
.dev = {
.coherent_dma_mask = 0xffffffff,
},
.resource = gta02_sdio_resources,
.num_resources = ARRAY_SIZE(gta02_sdio_resources),
};
struct platform_device s3c24xx_pwm_device = {
.name = "s3c24xx_pwm",
.num_resources = 0,
};
static struct platform_device *gta02_devices[] __initdata = {
&s3c_device_usb,
&s3c_device_wdt,
&s3c_device_i2c,
&s3c_device_iis,
// &s3c_device_sdi, /* FIXME: temporary disable to avoid s3cmci bind */
&s3c_device_usbgadget,
&s3c_device_nand,
&s3c_device_ts,
>a02_nor_flash,
&sc32440_fiq_device,
>a02_version_device,
>a02_resume_reason_device,
&s3c24xx_pwm_device,
};
static struct s3c2410_nand_set gta02_nand_sets[] = {
[0] = {
.name = "neo1973-nand",
.nr_chips = 1,
.flags = S3C2410_NAND_BBT,
},
};
/* choose a set of timings which should suit most 512Mbit
* chips and beyond.
*/
static struct s3c2410_platform_nand gta02_nand_info = {
.tacls = 20,
.twrph0 = 60,
.twrph1 = 20,
.nr_sets = ARRAY_SIZE(gta02_nand_sets),
.sets = gta02_nand_sets,
};
static struct s3c24xx_mci_pdata gta02_mmc_cfg = {
.gpio_detect = GTA02v1_GPIO_nSD_DETECT,
.set_power = NULL,
.ocr_avail = MMC_VDD_32_33,
};
static void gta02_udc_command(enum s3c2410_udc_cmd_e cmd)
{
printk(KERN_DEBUG "%s(%d)\n", __func__, cmd);
switch (cmd) {
case S3C2410_UDC_P_ENABLE:
neo1973_gpb_setpin(GTA02_GPIO_USB_PULLUP, 1);
break;
case S3C2410_UDC_P_DISABLE:
neo1973_gpb_setpin(GTA02_GPIO_USB_PULLUP, 0);
break;
case S3C2410_UDC_P_RESET:
/* FIXME! */
break;
default:
break;
}
}
/* get PMU to set USB current limit accordingly */
static void gta02_udc_vbus_draw(unsigned int ma)
{
pcf50633_notify_usb_current_limit_change(pcf50633_global, ma);
}
static struct s3c2410_udc_mach_info gta02_udc_cfg = {
.vbus_draw = gta02_udc_vbus_draw,
.udc_command = gta02_udc_command,
};
static struct s3c2410_ts_mach_info gta02_ts_cfg = {
.delay = 10000,
.presc = 50000000 / 1000000, /* 50 MHz PCLK / 1MHz */
/* simple averaging, 2^n samples */
.oversampling_shift = 5,
/* averaging filter length, 2^n */
.excursion_filter_len_bits = 5,
/* flagged for beauty contest on next sample if differs from
* average more than this
*/
.reject_threshold_vs_avg = 2,
};
/* SPI: LCM control interface attached to Glamo3362 */
static void gta02_jbt6k74_reset(int devidx, int level)
{
glamo_lcm_reset(level);
}
/* finally bring up deferred backlight resume now LCM is resumed itself */
static void gta02_jbt6k74_resuming(int devidx)
{
pcf50633_backlight_resume(pcf50633_global);
}
static int gta02_jbt6k74_all_dependencies_resumed(int devidx)
{
if (!resume_dep_jbt_pcf.called_flag)
return 0;
if (!resume_dep_jbt_glamo.called_flag)
return 0;
return 1;
}
/* register jbt resume action to be dependent on pcf50633 and glamo resume */
static void gta02_jbt6k74_suspending(int devindex, struct spi_device *spi)
{
void jbt6k74_resume(void *spi); /* little white lies about types */
resume_dep_jbt_pcf.callback = jbt6k74_resume;
resume_dep_jbt_pcf.context = (void *)spi;
pcf50633_register_resume_dependency(pcf50633_global,
&resume_dep_jbt_pcf);
resume_dep_jbt_glamo.callback = jbt6k74_resume;
resume_dep_jbt_glamo.context = (void *)spi;
glamo_register_resume_dependency(&resume_dep_jbt_glamo);
}
const struct jbt6k74_platform_data jbt6k74_pdata = {
.reset = gta02_jbt6k74_reset,
.resuming = gta02_jbt6k74_resuming,
.suspending = gta02_jbt6k74_suspending,
.all_dependencies_resumed = gta02_jbt6k74_all_dependencies_resumed,
};
static struct spi_board_info gta02_spi_board_info[] = {
{
.modalias = "jbt6k74",
/* platform_data */
.platform_data = &jbt6k74_pdata,
/* controller_data */
/* irq */
.max_speed_hz = 10 * 1000 * 1000,
.bus_num = 2,
/* chip_select */
},
};
#if 0 /* currently this is not used and we use gpio spi */
static struct glamo_spi_info glamo_spi_cfg = {
.board_size = ARRAY_SIZE(gta02_spi_board_info),
.board_info = gta02_spi_board_info,
};
#endif /* 0 */
static struct glamo_spigpio_info glamo_spigpio_cfg = {
.pin_clk = GLAMO_GPIO10_OUTPUT,
.pin_mosi = GLAMO_GPIO11_OUTPUT,
.pin_cs = GLAMO_GPIO12_OUTPUT,
.pin_miso = 0,
.board_size = ARRAY_SIZE(gta02_spi_board_info),
.board_info = gta02_spi_board_info,
};
static struct resource gta02_vibrator_resources[] = {
[0] = {
.start = GTA02_GPIO_VIBRATOR_ON,
.end = GTA02_GPIO_VIBRATOR_ON,
},
};
static struct platform_device gta02_vibrator_dev = {
.name = "neo1973-vibrator",
.num_resources = ARRAY_SIZE(gta02_vibrator_resources),
.resource = gta02_vibrator_resources,
};
/* SPI: Accelerometers attached to SPI of s3c244x */
/*
* Situation is that Linux SPI can't work in an interrupt context, so we
* implement our own bitbang here. Arbitration is needed because not only
* can this interrupt happen at any time even if foreground wants to use
* the bitbang API from Linux, but multiple motion sensors can be on the
* same SPI bus, and multiple interrupts can happen.
*
* Foreground / interrupt arbitration is okay because the interrupts are
* disabled around all the foreground SPI code.
*
* Interrupt / Interrupt arbitration is evidently needed, otherwise we
* lose edge-triggered service after a while due to the two sensors sharing
* the SPI bus having irqs at the same time eventually.
*
* Servicing is typ 75 - 100us at 400MHz.
*/
/* #define DEBUG_SPEW_MS */
#define MG_PER_SAMPLE 18
struct lis302dl_platform_data lis302_pdata[];
void gat02_lis302dl_bitbang_read(struct lis302dl_info *lis)
{
struct lis302dl_platform_data *pdata = lis->pdata;
u8 shifter = 0xc0 | LIS302DL_REG_OUT_X; /* read, autoincrement */
int n, n1;
unsigned long other_cs;
unsigned long flags;
#ifdef DEBUG_SPEW_MS
s8 x, y, z;
#endif
local_save_flags(flags);
/*
* Huh.. "quirk"... CS on this device is not really "CS" like you can
* expect. Instead when 1 it selects I2C interface mode. Because we
* have 2 devices on one interface, the "disabled" device when we talk
* to an "enabled" device sees the clocks as I2C clocks, creating
* havoc.
* I2C sees MOSI going LOW while CLK HIGH as a START action, we must
* ensure this is never issued.
*/
if (&lis302_pdata[0] == pdata)
other_cs = lis302_pdata[1].pin_chip_select;
else
other_cs = lis302_pdata[0].pin_chip_select;
s3c2410_gpio_setpin(other_cs, 1);
s3c2410_gpio_setpin(pdata->pin_chip_select, 1);
s3c2410_gpio_setpin(pdata->pin_clk, 1);
s3c2410_gpio_setpin(pdata->pin_chip_select, 0);
for (n = 0; n < 8; n++) { /* write the r/w, inc and address */
s3c2410_gpio_setpin(pdata->pin_clk, 0);
s3c2410_gpio_setpin(pdata->pin_mosi, (shifter >> 7) & 1);
s3c2410_gpio_setpin(pdata->pin_clk, 0);
s3c2410_gpio_setpin(pdata->pin_clk, 1);
s3c2410_gpio_setpin(pdata->pin_clk, 1);
shifter <<= 1;
}
for (n = 0; n < 5; n++) { /* 5 consequetive registers */
for (n1 = 0; n1 < 8; n1++) { /* 8 bits each */
s3c2410_gpio_setpin(pdata->pin_clk, 0);
s3c2410_gpio_setpin(pdata->pin_clk, 0);
shifter <<= 1;
if (s3c2410_gpio_getpin(pdata->pin_miso))
shifter |= 1;
s3c2410_gpio_setpin(pdata->pin_clk, 1);
s3c2410_gpio_setpin(pdata->pin_clk, 1);
}
switch (n) {
case 0:
#ifdef DEBUG_SPEW_MS
x = shifter;
#endif
input_report_rel(lis->input_dev, REL_X, MG_PER_SAMPLE * (s8)shifter);
break;
case 2:
#ifdef DEBUG_SPEW_MS
y = shifter;
#endif
input_report_rel(lis->input_dev, REL_Y, MG_PER_SAMPLE * (s8)shifter);
break;
case 4:
#ifdef DEBUG_SPEW_MS
z = shifter;
#endif
input_report_rel(lis->input_dev, REL_Z, MG_PER_SAMPLE * (s8)shifter);
break;
}
}
s3c2410_gpio_setpin(pdata->pin_chip_select, 1);
s3c2410_gpio_setpin(other_cs, 1);
local_irq_restore(flags);
input_sync(lis->input_dev);
#ifdef DEBUG_SPEW_MS
printk("%s: %d %d %d\n", pdata->name, x, y, z);
#endif
}
void gat02_lis302dl_suspend_io(struct lis302dl_info *lis, int resume)
{
struct lis302dl_platform_data *pdata = lis->pdata;
if (!resume) {
/*
* we don't want to power them with a high level
* because GSENSOR_3V3 is not up during suspend
*/
s3c2410_gpio_setpin(pdata->pin_chip_select, 0);
s3c2410_gpio_setpin(pdata->pin_clk, 0);
s3c2410_gpio_setpin(pdata->pin_mosi, 0);
/* misnomer: it is a pullDOWN in 2442 */
s3c2410_gpio_pullup(pdata->pin_miso, 1);
return;
}
/* back to normal */
s3c2410_gpio_setpin(pdata->pin_chip_select, 1);
s3c2410_gpio_setpin(pdata->pin_clk, 1);
/* misnomer: it is a pullDOWN in 2442 */
s3c2410_gpio_pullup(pdata->pin_miso, 0);
}
struct lis302dl_platform_data lis302_pdata[] = {
{
.name = "lis302-1 (top)",
.pin_chip_select= S3C2410_GPD12,
.pin_clk = S3C2410_GPG7,
.pin_mosi = S3C2410_GPG6,
.pin_miso = S3C2410_GPG5,
.open_drain = 1, /* altered at runtime by PCB rev */
.lis302dl_bitbang_read = gat02_lis302dl_bitbang_read,
.lis302dl_suspend_io = gat02_lis302dl_suspend_io,
}, {
.name = "lis302-2 (bottom)",
.pin_chip_select= S3C2410_GPD13,
.pin_clk = S3C2410_GPG7,
.pin_mosi = S3C2410_GPG6,
.pin_miso = S3C2410_GPG5,
.open_drain = 1, /* altered at runtime by PCB rev */
.lis302dl_bitbang_read = gat02_lis302dl_bitbang_read,
.lis302dl_suspend_io = gat02_lis302dl_suspend_io,
},
};
static struct spi_board_info gta02_spi_acc_bdinfo[] = {
{
.modalias = "lis302dl",
.platform_data = &lis302_pdata[0],
.irq = GTA02_IRQ_GSENSOR_1,
.max_speed_hz = 10 * 1000 * 1000,
.bus_num = 1,
.chip_select = 0,
.mode = SPI_MODE_3,
},
{
.modalias = "lis302dl",
.platform_data = &lis302_pdata[1],
.irq = GTA02_IRQ_GSENSOR_2,
.max_speed_hz = 10 * 1000 * 1000,
.bus_num = 1,
.chip_select = 1,
.mode = SPI_MODE_3,
},
};
static void spi_acc_cs(struct s3c2410_spigpio_info *spigpio_info,
int csid, int cs)
{
struct lis302dl_platform_data * plat_data =
(struct lis302dl_platform_data *)spigpio_info->
board_info->platform_data;
switch (cs) {
case BITBANG_CS_ACTIVE:
s3c2410_gpio_setpin(plat_data[csid].pin_chip_select, 0);
break;
case BITBANG_CS_INACTIVE:
s3c2410_gpio_setpin(plat_data[csid].pin_chip_select, 1);
break;
}
}
static struct s3c2410_spigpio_info spi_gpio_cfg = {
.pin_clk = S3C2410_GPG7,
.pin_mosi = S3C2410_GPG6,
.pin_miso = S3C2410_GPG5,
.board_size = ARRAY_SIZE(gta02_spi_acc_bdinfo),
.board_info = gta02_spi_acc_bdinfo,
.chip_select = &spi_acc_cs,
.num_chipselect = 2,
};
static struct resource s3c_spi_acc_resource[] = {
[0] = {
.start = S3C2410_GPG3,
.end = S3C2410_GPG3,
},
[1] = {
.start = S3C2410_GPG5,
.end = S3C2410_GPG5,
},
[2] = {
.start = S3C2410_GPG6,
.end = S3C2410_GPG6,
},
[3] = {
.start = S3C2410_GPG7,
.end = S3C2410_GPG7,
},
};
static struct platform_device s3c_device_spi_acc = {
.name = "spi_s3c24xx_gpio",
.id = 1,
.num_resources = ARRAY_SIZE(s3c_spi_acc_resource),
.resource = s3c_spi_acc_resource,
.dev = {
.platform_data = &spi_gpio_cfg,
},
};
static struct resource gta02_led_resources[] = {
{
.name = "gta02-power:orange",
.start = GTA02_GPIO_PWR_LED1,
.end = GTA02_GPIO_PWR_LED1,
}, {
.name = "gta02-power:blue",
.start = GTA02_GPIO_PWR_LED2,
.end = GTA02_GPIO_PWR_LED2,
}, {
.name = "gta02-aux:red",
.start = GTA02_GPIO_AUX_LED,
.end = GTA02_GPIO_AUX_LED,
},
};
struct platform_device gta02_led_dev = {
.name = "gta02-led",
.num_resources = ARRAY_SIZE(gta02_led_resources),
.resource = gta02_led_resources,
};
static struct resource gta02_button_resources[] = {
[0] = {
.start = GTA02_GPIO_AUX_KEY,
.end = GTA02_GPIO_AUX_KEY,
},
[1] = {
.start = GTA02_GPIO_HOLD_KEY,
.end = GTA02_GPIO_HOLD_KEY,
},
[2] = {
.start = GTA02_GPIO_JACK_INSERT,
.end = GTA02_GPIO_JACK_INSERT,
},
};
static struct platform_device gta02_button_dev = {
.name = "neo1973-button",
.num_resources = ARRAY_SIZE(gta02_button_resources),
.resource = gta02_button_resources,
};
static struct platform_device gta02_pm_gsm_dev = {
.name = "neo1973-pm-gsm",
};
static struct platform_device gta02_pm_usbhost_dev = {
.name = "neo1973-pm-host",
};
/* USB */
static struct s3c2410_hcd_info gta02_usb_info = {
.port[0] = {
.flags = S3C_HCDFLG_USED,
},
.port[1] = {
.flags = 0,
},
};
static int glamo_irq_is_wired(void)
{
int rc;
int count = 0;
/*
* GTA02 S-Media IRQs prior to A5 are broken due to a lack of
* a pullup on the INT# line. Check for the bad behaviour.
*/
s3c2410_gpio_setpin(S3C2410_GPG4, 0);
s3c2410_gpio_cfgpin(S3C2410_GPG4, S3C2410_GPG4_OUTP);
s3c2410_gpio_cfgpin(S3C2410_GPG4, S3C2410_GPG4_INP);
/*
* we force it low ourselves for a moment and resume being input.
* If there is a pullup, it won't stay low for long. But if the
* level converter is there as on < A5 revision, the weak keeper
* on the input of the LC will hold the line low indefinitiely
*/
do
rc = s3c2410_gpio_getpin(S3C2410_GPG4);
while ((!rc) && ((count++) < 10));
if (rc) { /* it got pulled back up, it's good */
printk(KERN_INFO "Detected S-Media IRQ# pullup, "
"enabling interrupt\n");
return 0;
} else /* Gah we can't work with this level converter */
printk(KERN_WARNING "** Detected bad IRQ# circuit found"
" on pre-A5 GTA02: S-Media interrupt disabled **\n");
return -ENODEV;
}
static void
gta02_glamo_mmc_set_power(unsigned char power_mode, unsigned short vdd)
{
int mv = 1650;
int timeout = 100;
printk(KERN_DEBUG "mmc_set_power(power_mode=%u, vdd=%u\n",
power_mode, vdd);
switch (system_rev) {
case GTA02v1_SYSTEM_REV:
case GTA02v2_SYSTEM_REV:
break;
case GTA02v3_SYSTEM_REV:
case GTA02v4_SYSTEM_REV:
case GTA02v5_SYSTEM_REV:
case GTA02v6_SYSTEM_REV:
switch (power_mode) {
case MMC_POWER_ON:
case MMC_POWER_UP:
/* depend on pcf50633 driver init + not suspended */
while (pcf50633_ready(pcf50633_global) && (timeout--))
msleep(5);
if (!timeout) {
printk(KERN_ERR"gta02_glamo_mmc_set_power "
"BAILING on timeout\n");
return;
}
/* select and set the voltage */
if (vdd > 7) {
mv += 300 + 100 * (vdd - 8);
if (mv > 3500)
mv = 3500;
}
pcf50633_voltage_set(pcf50633_global,
PCF50633_REGULATOR_HCLDO, mv);
pcf50633_onoff_set(pcf50633_global,
PCF50633_REGULATOR_HCLDO, 1);
break;
case MMC_POWER_OFF:
/* power off happens during suspend, when pcf50633 can
* be already gone and not coming back... just forget
* the action then because pcf50633 suspend already
* dealt with it, otherwise we spin forever
*/
if (pcf50633_ready(pcf50633_global))
return;
pcf50633_onoff_set(pcf50633_global,
PCF50633_REGULATOR_HCLDO, 0);
break;
}
break;
}
}
static int gta02_glamo_mci_all_dependencies_resumed(struct platform_device *dev)
{
return resume_dep_glamo_mci_pcf.called_flag;
}
/* register jbt resume action to be dependent on pcf50633 and glamo resume */
static void gta02_glamo_mci_suspending(struct platform_device *dev)
{
void glamo_mci_resume(void *dev); /* little white lies about types */
resume_dep_glamo_mci_pcf.callback = glamo_mci_resume;
resume_dep_glamo_mci_pcf.context = (void *)dev;
pcf50633_register_resume_dependency(pcf50633_global,
&resume_dep_glamo_mci_pcf);
}
/* Smedia Glamo 3362 */
static struct glamofb_platform_data gta02_glamo_pdata = {
.width = 43,
.height = 58,
/* 24.5MHz --> 40.816ns */
.pixclock = 40816,
.left_margin = 8,
.right_margin = 16,
.upper_margin = 2,
.lower_margin = 16,
.hsync_len = 8,
.vsync_len = 2,
.fb_mem_size = 0x400000, /* glamo has 8 megs of SRAM. we use 4 */
.xres = {
.min = 240,
.max = 640,
.defval = 480,
},
.yres = {
.min = 320,
.max = 640,
.defval = 640,
},
.bpp = {
.min = 16,
.max = 16,
.defval = 16,
},
//.spi_info = &glamo_spi_cfg,
.spigpio_info = &glamo_spigpio_cfg,
/* glamo MMC function platform data */
.glamo_set_mci_power = gta02_glamo_mmc_set_power,
.glamo_irq_is_wired = glamo_irq_is_wired,
.mci_suspending = gta02_glamo_mci_suspending,
.mci_all_dependencies_resumed =
gta02_glamo_mci_all_dependencies_resumed,
};
static struct resource gta02_glamo_resources[] = {
[0] = {
.start = S3C2410_CS1,
.end = S3C2410_CS1 + 0x1000000 - 1,
.flags = IORESOURCE_MEM,
},
[1] = {
.start = GTA02_IRQ_3D,
.end = GTA02_IRQ_3D,
.flags = IORESOURCE_IRQ,
},
[2] = {
.start = GTA02v1_GPIO_3D_RESET,
.end = GTA02v1_GPIO_3D_RESET,
},
};
static struct platform_device gta02_glamo_dev = {
.name = "glamo3362",
.num_resources = ARRAY_SIZE(gta02_glamo_resources),
.resource = gta02_glamo_resources,
.dev = {
.platform_data = >a02_glamo_pdata,
},
};
static void mangle_glamo_res_by_system_rev(void)
{
switch (system_rev) {
case GTA02v1_SYSTEM_REV:
break;
default:
gta02_glamo_resources[2].start = GTA02_GPIO_3D_RESET;
gta02_glamo_resources[2].end = GTA02_GPIO_3D_RESET;
break;
}
switch (system_rev) {
case GTA02v1_SYSTEM_REV:
case GTA02v2_SYSTEM_REV:
case GTA02v3_SYSTEM_REV:
/* case GTA02v4_SYSTEM_REV: - FIXME: handle this later */
/* The hardware is missing a pull-up resistor and thus can't
* support the Smedia Glamo IRQ */
gta02_glamo_resources[1].start = 0;
gta02_glamo_resources[1].end = 0;
break;
}
}
static void __init gta02_map_io(void)
{
s3c24xx_init_io(gta02_iodesc, ARRAY_SIZE(gta02_iodesc));
s3c24xx_init_clocks(12000000);
s3c24xx_init_uarts(gta02_uartcfgs, ARRAY_SIZE(gta02_uartcfgs));
}
static irqreturn_t gta02_modem_irq(int irq, void *param)
{
printk(KERN_DEBUG "modem wakeup interrupt\n");
return IRQ_HANDLED;
}
static void __init gta02_machine_init(void)
{
int rc;
/* set the panic callback to make AUX blink fast */
panic_blink = gta02_panic_blink;
switch (system_rev) {
case GTA02v6_SYSTEM_REV:
/* we need push-pull interrupt from motion sensors */
lis302_pdata[0].open_drain = 0;
lis302_pdata[1].open_drain = 0;
break;
default:
break;
}
spin_lock_init(&motion_irq_lock);
s3c_device_usb.dev.platform_data = >a02_usb_info;
s3c_device_nand.dev.platform_data = >a02_nand_info;
s3c_device_sdi.dev.platform_data = >a02_mmc_cfg;
/* Only GTA02v1 has a SD_DETECT GPIO. Since the slot is not
* hot-pluggable, this is not required anyway */
switch (system_rev) {
case GTA02v1_SYSTEM_REV:
break;
default:
gta02_mmc_cfg.gpio_detect = 0;
break;
}
/* acc sensor chip selects */
s3c2410_gpio_setpin(S3C2410_GPD12, 1);
s3c2410_gpio_cfgpin(S3C2410_GPD12, S3C2410_GPIO_OUTPUT);
s3c2410_gpio_setpin(S3C2410_GPD13, 1);
s3c2410_gpio_cfgpin(S3C2410_GPD13, S3C2410_GPIO_OUTPUT);
s3c24xx_udc_set_platdata(>a02_udc_cfg);
set_s3c2410ts_info(>a02_ts_cfg);
/* FIXME: hardcoded WLAN module power-up */
s3c2410_gpio_cfgpin(GTA02_CHIP_PWD, S3C2410_GPIO_OUTPUT);
/* Power is down */
s3c2410_gpio_setpin(GTA02_CHIP_PWD, 1);
mdelay(100);
switch (system_rev) {
case GTA02v1_SYSTEM_REV:
s3c2410_gpio_setpin(GTA02_CHIP_PWD, 0);
break;
default:
/* Chip is in reset state */
s3c2410_gpio_setpin(GTA02_GPIO_nWLAN_RESET, 0);
s3c2410_gpio_cfgpin(GTA02_GPIO_nWLAN_RESET, S3C2410_GPIO_OUTPUT);
mdelay(100);
/* Power is up */
s3c2410_gpio_setpin(GTA02_CHIP_PWD, 0);
mdelay(100);
/* Chip is out of reset */
s3c2410_gpio_setpin(GTA02_GPIO_nWLAN_RESET, 1);
break;
}
mangle_glamo_res_by_system_rev();
platform_device_register(>a02_glamo_dev);
platform_device_register(&s3c_device_spi_acc);
platform_device_register(>a02_button_dev);
platform_device_register(>a02_pm_gsm_dev);
platform_device_register(>a02_pm_usbhost_dev);
mangle_pmu_pdata_by_system_rev();
platform_device_register(>a02_pmu_dev);
platform_device_register(>a02_vibrator_dev);
platform_device_register(>a02_led_dev);
platform_device_register(>a02_sdio_dev);
platform_add_devices(gta02_devices, ARRAY_SIZE(gta02_devices));
#ifdef CONFIG_GTA02_HDQ
switch (system_rev) {
case GTA02v5_SYSTEM_REV:
case GTA02v6_SYSTEM_REV:
platform_device_register(>a02_hdq_device);
platform_device_register(&bq27000_battery_device);
break;
default:
break;
}
#endif
s3c2410_pm_init();
/* Make sure the modem can wake us up */
set_irq_type(GTA02_IRQ_MODEM, IRQT_RISING);
rc = request_irq(GTA02_IRQ_MODEM, gta02_modem_irq, IRQF_DISABLED,
"modem", NULL);
if (rc < 0)
printk(KERN_ERR "GTA02: can't request GSM modem wakeup IRQ\n");
enable_irq_wake(GTA02_IRQ_MODEM);
}
MACHINE_START(NEO1973_GTA02, "GTA02")
.phys_io = S3C2410_PA_UART,
.io_pg_offst = (((u32)S3C24XX_VA_UART) >> 18) & 0xfffc,
.boot_params = S3C2410_SDRAM_PA + 0x100,
.map_io = gta02_map_io,
.init_irq = s3c24xx_init_irq,
.init_machine = gta02_machine_init,
.timer = &s3c24xx_timer,
MACHINE_END
|