aboutsummaryrefslogtreecommitdiff
path: root/src/whirligig.c
diff options
context:
space:
mode:
authorThomas White <taw@physics.org>2014-06-23 14:58:56 +0200
committerThomas White <taw@physics.org>2015-01-29 13:23:37 +0100
commit5cc72b91690a6eb7736bc3f8a75dd5a8f24457b8 (patch)
tree1cc0e5c45235f379d4ac8b6fd271f09b9fbadbf7 /src/whirligig.c
parent3c727149ec89984fc38316903a3a97c64f5e9987 (diff)
Fix cell comparison
Diffstat (limited to 'src/whirligig.c')
-rw-r--r--src/whirligig.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/whirligig.c b/src/whirligig.c
index 653a424d..716b89d0 100644
--- a/src/whirligig.c
+++ b/src/whirligig.c
@@ -109,8 +109,8 @@ static int cells_are_similar(UnitCell *cell1, UnitCell *cell2)
if ( angle_between(csx1, csy1, csz1, csx2, csy2, csz2) > atl ) return 0;
if ( moduli_check(asx1, asy1, asz1, asx2, asy2, asz2) > ltl ) return 0;
- if ( moduli_check(bsx1, bsy1, bsz1, bsx2, bsy2, bsz2) > atl ) return 0;
- if ( moduli_check(csx1, csy1, csz1, csx2, csy2, csz2) > atl ) return 0;
+ if ( moduli_check(bsx1, bsy1, bsz1, bsx2, bsy2, bsz2) > ltl ) return 0;
+ if ( moduli_check(csx1, csy1, csz1, csx2, csy2, csz2) > ltl ) return 0;
return 1;
}